| http://www.w3.org/ns/prov#value | - For non-automatic cycle steal operations, data and other information can be transferred in either direction between the host processor 11 and a microprocessor 33 located within the controller 10, such transfer being by way of the channel data bus 26, the cycle steal data register 30 and a microprocessor (MP) data bus 34.
|
