| http://www.w3.org/ns/prov#value | - a first sequence-order-control circuit which converts a single received-signal sequence arranged in a first order into k received-signal sequences arranged in a second order where k is an integer more than one, the k received-signal sequences being supplied to said plurality of received-signal registers; and
|
