| http://www.w3.org/ns/prov#value | - The sampling phase of the sampler A present in the receiver is changed by way of loop filter SF and timing error correction circuit TPK until the sampled values at the output of the timing error detector average zero: uTI (k???T)=0, where k is an integer which numbers the clock pulses.
|
