| http://www.w3.org/ns/prov#value | - FIG. 12 is a top plan view showing the layout of memory cells of the DRAM. The memory cells of this DRAM adopt the two-intersection cells and the COB (Capacitor Over Bitline) structure in which data storing capacitive elements are arranged over bit lines.
|
