| http://www.w3.org/ns/prov#value | - DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT As indicated above, the present invention is a system for verifying and/or classifying integrated circuit layouts and designs in accordance with anticipated variations in the manufacturing process.
|
