| http://www.w3.org/ns/prov#value | - A storage device according to claim 9, wherein said controller further controls so that the data from said CPU is stored in said region created in said cache memory, in the case when said access request from said CPU of said information processing device is a write request.
|
