| http://www.w3.org/ns/prov#value | - While the specification has offered specific examples of the schematic layout of a dual-rail single-output inverter and a dual-rail dual-output inverter, it will be appreciated that the NT-FET building blocks of preferred embodiments may be used to derive a complete logic family that can be used
|
