| http://www.w3.org/ns/prov#value | - f devices) capable of performing an operation on at least one instruction word including, without limitation, reduced instruction set core (RISC) processors such as for example the ARCompact??? A5 and ARCtangent??? A4 user-configurable ISAs/cores manufactured by the Assignee hereof (each described in detail below), central processing units (CPUs), and digital signal processors (DSPs).
|
