ve to said flash signals for developing a physical block address (PBA) corresponding to each LBA for storage in the at least one flash memory integrated circuit; a first and a second table defined within the at least one of the flash memory integrated circuit, each table arranged in an array of M LBA rows where M is an integer, LBA rows of like location in said tables being assigned to a unique LB