The MOS transistor size on which the present invention is particularly effective is 0.1 ??m or less in terms of design rule for MOS transistors for use in DRAM memory cells, or 70 nm or less in terms of gate length for MOS transistors for use in CMOSs.