| http://www.w3.org/ns/prov#value | - However, it should be understood that the present invention is not limited to the precise arrangements and instrumentalities shown in the drawings, wherein: FIG. 1 is a high-level schematic diagram of a multiprocessor system wherein each processor includes a divide-by counter synchronization system according to the present invention; FIG. 2A is a schematic diagram of the divide-by counter/mux syst
|
