{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/162497757"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "Referring now to FIG. 2 and FIG. 4A, the controller 20 or other circuit is programmed to generate CRC values at a step 40, typically a sector at a time, when the sector 42 is written to the SDRAM. The CRC algorithm generates a CRC value 44 for each sector." ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "google.com" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/30094150"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/162497757" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/217541860"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/162497757" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/236684054"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/162497757"] } } }
