{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/168450599"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "FIG. 53 is a timing chart showing the waveforms of a driving pulse TG supplied to the transfer transistor QTG (113), a driving pulse ??RSG supplied to a gate 114C of the reset transistor QRSG (114), and a driving pulse ??RSD supplied to a reset drain 114B of the reset transistor QRSG (114), together with the waveform of the electric signal Vout occurring at the source (node N1) of the JFET 112." ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "google.com" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/470665142"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/168450599"] } } }
