{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/prov/137300572"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/171039917" ] } },

    { "id" : "http://webisa.webdatacommons.org/171039917"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "The present invention additionally provides that a logic gate may only feedanother logic circuit in a feed back loop or a feed forward loop that uses the next phase clock signal.Additionally, the present invention is a method and apparatus for generating clock signals for synchronizing logic in integrated circuits (IC)." ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "patentgenius.com"] } } }
