{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/prov/137300572"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/176602719" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/351502363"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/176602719" ] } },

    { "id" : "http://webisa.webdatacommons.org/176602719"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "To summarize, the present invention is a method and apparatus that generates a test that enables the verification that a processor system under test properly executes two or more instructions issued and executed in parallel." ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "google.es"] } } }
