{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/196163684"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "The combination including the freeze save signal would permit an address phase to begin in a situation such as that at clock cycle 8 of FIG. 2 where WAIT was asserted in a second data phase of a block transfer but no address phase was in progress." ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "google.com" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/452045656"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/196163684"] } } }
