{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/266450228"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "An FFT processor according to claim 5 further comprising an output buffer for receiving and storing said output array of complex data points and supplying said output array as FFT output signals to surrounding circuitry in response to output control signals from said control means, said input, output and memory conrol signals including input buffer, output buffer and FFT memory address signals, re" ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "google.com" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/391411581"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/266450228" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/107157644"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/266450228"] } } }
