{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/266844503"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "20090319971METHOD OF VERIFYING LAYOUT OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE - An exemplary aspect of an embodiment of the present Invention is a method of verifying a layout for a semiconductor integrated circuit device including: segmenting a layout of a semiconductor integrated circuit device into a plurality of local regions; calculating a ratio for each local region, the ratio being the a" ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "faqs.org" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/137300572"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/266844503"] } } }
