{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/27173493"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "FIG. 9A is a plan view of an individual chip package having a capacitor suitable for use in the three dimensional stack package device according to the present invention, and FIG. 9B is a cross sectional view taken along the line 9B--9B in FIG. 9A. The capacitor 20 is connected between power supply terminal Vcc and the ground terminal GND so that power noise of the chip can be effectively improved" ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "google.com.au" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/333020134"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/27173493"] } } }
