{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/prov/137300572"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/306931954" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/351502363"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/306931954" ] } },

    { "id" : "http://webisa.webdatacommons.org/306931954"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "SUMMARY OF INVENTION [0015] The present invention is a method and apparatus for improving the latchup tolerance of circuits embedded in an integrated circuit while avoiding direct electrical connection to power rails using circuit implementations for gate array environments. [0016] One aspect of the invention is an integrated circuit having a substrate, a power rail, a sea of gates, and a latchup" ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "google.com"] } } }
