{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/36268716"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "In one embodiment, the present invention is a method for simulating a logic circuit on a field programmable gate array (FPGA)-based platform in which one or more circuit delays are mapped onto one or more delay elements in the FPGA-based platform." ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "google.com" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/256259391"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/36268716" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/137300572"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/36268716"] } } }
