{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/426477784"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ " The present invention further comprises embodiments with 3, 4, 5, and 6 locally generated clocks.Additionally, the present invention is a method and apparatus that allows the logic state of a logic gate to be tested when stopping or starting the logic gate's clock." ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "patentgenius.com" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/137300572"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/426477784" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/351502363"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/426477784"] } } }
