{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/429428445"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "FIG. 2 is a representative embodiment of a write address shift chain implemented in accordance with the technique of the present invention in which the chain of DQ flip-flops is loaded only when a new valid write address is required and requiring only three separate multiplexer paths instead of the five shown in the preceding figure;" ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "google.com" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/239181551"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/429428445"] } } }
