{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/87202560"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "FIG. 19 is a timing chart showing an example of a memory read operation in the flash memory FMRY. In the figure, CKlM and CK2M are non-overlap 2-phase clock signals which are deemed as operation reference clock signals." ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "google.com" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/470664804"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/87202560"] } } }
