{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/88336302"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "FIG. 12 is a timing chart for describing an operation of CMOS circuit 1200 of FIG. 11, wherein (a) shows inputs of precharge signal PRE and equalize control signals WEQ1 and WEQ2 in a standby state and an active state, (b) shows change in potential of N well line 2000 and P well line 2001 of circuit 1210, and (c) shows change in potential of N well line 2002 and P well line 2003 of circuit 1211." ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "google.es" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/470664780"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/88336302"] } } }
