. "FIG. 4 is a top plan view showing such a memory cell array, FIG. 5 showing the circuit layout of the memory cell array." . . .