. . "FIG. 6 is a timing chart illustrating the operation of the memory access control circuit shown in FIG. 4." . .