. "In typical operation, processor 103 can cause data, such as code that implements one or more embodiments of the invention, to be read from at least one storage medium 201 into a memory 202 that allows for faster access to the information by the one or more processors than does medium 201." . . .