. . . "Therefore, as long as any location addressable by each of the three most significant bits taken individually is within the physical memory present in the data processing system, signals IO1MWX-, IO5KWX- and IO2KWX- will all be binary ZEROs and will not enable NOR gate 50 thereby causing its output, signal MECYCLE+, to be a binary ONE. During a memory access operation in which the address to the me" .