. . . "In architectures that allow only one result register this may be realized in various ways, for example by writing the results time-sequentially in logically adjacent result registers." .