. . "FIG. 2 is an illustration of an exemplary architecture for processor cache management." . .