. . "FIG. 2 is a schematic illustration of a chip-to-substrate interconnect assembly in accordance with some embodiments of the present invention." . .