{ "items" : [
    { "id" : "http://webisa.webdatacommons.org/377805596"
      "properties" : {
        "http://www.w3.org/1999/02/22-rdf-syntax-ns#type" : [ "http://www.w3.org/ns/prov#Entity" ] ,
        "http://www.w3.org/ns/prov#value" : [ "For example, because the contact resistance between a layer including chromium and a p+ silicon region can be undesirably high, it may be useful, in CMOS circuits using the chromium and silicon layer of the present invention, to include an additional masking step to remove the silicon and chromium mixture from contact holes to p+ regions." ] ,
        "http://www.w3.org/ns/prov#wasQuotedFrom" : [ "google.com" ] } },

    { "id" : "http://webisa.webdatacommons.org/prov/340700063"
      "properties" : {
        "http://www.w3.org/ns/prov#wasDerivedFrom" : [ "http://webisa.webdatacommons.org/377805596"] } } }
