. . . "The second self-testing circuit 24, for testing the data exchange functionality, activates the test-data generator and switches the reference memory 6 over to reading operation. [0087] Subsequently, in a step S3, the generated test data are copied under the control of the self-testing circuit 24 from the test-data generator, which is located within the memory chip 1, to the reference memory 6 via" .