. "FIG. 4 is a flow chart for the process for forming an electronic package assembly of a stack of integrated circuit die of this invention." . . .