For example, in the hardware implementation previously described including a DSP or other signal processor, such as a DSP1618, coupled by a signal bus to a RAM or other memory unit, once the reconstructed signal S0 corresponding to state V0 is formed, S1 may be formed by reading discrete channel tap component H0 from memory and accumulating twice the respective real and imaginary components for H0