The bias transistor MN that receives a bias voltage Vbias through its gate is a transistor for generating the reference voltage Vref and has a channel width of one fourth (???) the width of the channel of the driving transistor BN of the differential amplifier 100 but is otherwise the same as the driving transistor BN of the differential amplifier 100.