The present invention relates to a semiconductor memory device, and more particularly to a semiconductor memory device in which a failed row or column in a memory array including a failed memory cell is electrically replaceable by a redundant row or column, respectively.