A semiconductor memory comprising:a plurality of memory cells, each memory cell having a floating gate and a threshold level, said threshold level of each memory cell depends on a value of electric charge in said floating gate of each memory cell, wherein said threshold level of each memory cell is placed in one of three areas including an erase area, a first storing area, and a second storing are