the access speed (X), at which the buffer memory 2 is accessed, is set in such a manner as to be sufficient for simultaneously transmitting a packet to and receiving a packet from the main circuit 3 (whose circuit or line speed is X1) and the expansion