The data demodulator generates a phase difference signal by subjecting ??/4-shift quadrature phase-shift-keying (??/4 QPSK) signals to delayed detection of phase in synchronism with N-phase clock signals (where N is a positive integer), and reproduces a resulting phase difference signal into decision data.