signal of said HDLC controller by one byte, and outputting a flag detection signal whenever said flag signal is detected; a central processing unit for outputting a transmission request signal when data transmission is required, and for sending said frame signal to said HDLC controller after a transmission ready signal is received; control logic means for synchronizing said transmission request s