to said second control signal; an array of k sequentially ordered OR gates each having first and second input ports and an output port, said first input of a pth one of said OR gates coupled to said output of said pth one of said first AND gates and said second input port of a qth one of said OR gates coupled to said output of said qth one of said second AND gates; wherein k is a constant, p is a