A test circuit for n, where n is an integer greater than one, monitor test element groups (TEGs), which are formed on the same chip as a semiconductor device is formed and placed in selected positions in the chip, wherein the test circuit selectively tests the monitor TEGs to thereby monitor variations in process parameters within the chip and each of the monitor TEGs consists of three-terminal el