Active major surface 104 is patterned and has metallized (typically aluminum) I/O (input/output) pads 108 and 110 including, in the case of a power semiconductor device 102, at least two terminals, namely, a device main terminal such as a source terminal represented by contact pad 108, and a control terminal such as a gate terminal, represented by contact pad 110.