a plurality of operative units, each of which is capable of issuing a request for access to a memory accessible by the integrated circuit including a CPU write request from a CPU requester, a non-CPU write request from a non-CPU requester and a non-CPU read request from a non-CPU requester; and