The system of claim 23, wherein the first of said delay line stages produces a clock signal delayed by a variable time ?? relative to said first output signal, and the remaining delay line stages respectively produce a series of clock signals delayed in time by 2??, 3??, . . . [N+1]?? respectively, where N is a positive integer.