As shown in FIG. 1, the adapter array antenna 100 synthesizes the bit signals supplied from the respective reception circuit units 102 in the parallel signal processing circuit unit 103 such as to cancel the information other than the information needed in the parallel signal processing circuit unit 103 and noise to output the resulting signal.