a memory array having a number of transistors, at least one transistor including a gate coupled to a dielectric film containing lanthanide doped TiOx, the lanthanide doped TiOx layer structured as one or more monolayers, the dielectric film disposed above a body region between a source region and a drain region.