an array of memory cells; an xy data input register; an xy mask register; and an enable buffer, data outputs from the xy data register being passed to the enable buffer, individual data outputs being passed to the array responsive to corresponding mask state outputs; wherein said array is a memory array of a random access memory (RAM), x is a bit burst length, and y is a bit burst width. 2.